When the stage 1 MMU is disabled, the processor has to treat memory accesses as something. The architecture says that instruction fetches are treated as Normal and data accesses as Device. This isn't really a restriction, more of a default until you get the MMU enabled.